

FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 6





FIGURE 7






FIGURE 8A




FIGURE 8B




FIGURE 8 C





FIG. 9

	Byte 3	Byte 2	Byte 1	Byte 0	1
	Device ID		Vendor ID		00h
04	Status		Command		04h
-	Class Code		Revision ID		08h
	Bist	Header Type	Latency Timer	Cache Line Size]0Ch
	Base Address Registers				10h 14h
					18h
					1 <i>Ch</i> 20 <i>h</i>
					24h
	Cardbus CIS Pointer				28h
	Subsystem ID		Subsystem Vendor ID		2Ch
	Expansion ROM Base Address				30h
	Reserved				34h
	Reserved				38h
	Max_Lat	Min_GNT	Inter. Pin	Inter. Line	3Ch

1000

FIG. 10











FIG. 11










































FIG. 19



F16. 20